CS4341-CZZ【PDF 11/34 页】IC DAC STER 24BIT 96KHZ 16TSSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1991

7页 8页 9页 10页 [11页]12页 13页 14页 15页

CS4341

DS298F5

4.4

De-Emphasis

The device includes on-chip digital de-emphasis. The Mode Control (address 01h) bits select either the

32, 44.1 or 48 kHz de-emphasis filter. Figure 20 shows the de-emphasis curve for Fs equal to 44.1 kHz.

The frequency response of the de-emphasis curve will scale proportionally with changes in sample

rate, Fs. Please see section 6.2.3 for the desired de-emphasis control.

De-emphasis is only available in Single-Speed Mode.

4.5

Power-Up Sequence

1) Hold RST low until the power supply is stable, and the master and left/right clocks are locked to the

appropriate frequencies, as discussed in section 4.2. In this state, the control port is reset to its default

settings and VQ will remain low.

2) Bring RST high. The device will remain in a low power state with VQ low.

3) Load the desired register settings while keeping the PDN bit set to 1.

4) Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 S when

the POR bit is set to 0. If the POR bit is set to 1, see section 4.6 for a complete description of power-

up timing.

4.6

Popguard Transient Control

The CS4341 uses Popguard technology to minimize the effects of output transients during power-up and

power-down. This technology, when used with external DC-blocking capacitors in series with the audio

outputs, minimizes the audio transients commonly produced by single-ended single-supply converters. It

is activated inside the DAC when RST is enabled/disabled and requires no other external control, aside

from choosing the appropriate DC-blocking capacitors.

4.6.1

Power-Up

When the device is initially powered-up, the audio outputs, AOUTL and AOUTR, are clamped to

AGND. Following a delay of approximately 1000 sample periods, each output begins to ramp to-

ward the quiescent voltage. Approximately 10,000 LRCK cycles later, the outputs reach VQ and

audio output begins. This gradual voltage ramping allows time for the external DC-blocking capac-

itors to charge to the quiescent voltage, minimizing the power-up transient.

Gain

-10dB

0dB

Frequency

T2 = 15 s

T1=50 s

3.183 kHz

10.61 kHz

Figure 20. De-Emphasis Curve

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式